1912 search results - page 125 / 383 » Optimizing interconnection policies |
121
click to vote
ASPDAC
2006
ACM
15 years 9 months ago
2006
ACM
- Traditionally, minimum possible area of a VLSI layout is considered the best for delay and power minimization due to decreased interconnect capacitance. This paper shows however ...
80
Voted
IPPS
1998
IEEE
15 years 7 months ago
1998
IEEE
Abstract. The current prototype of the Genoa Active Message MAchine GAMMA is a low-overhead, Active Messages-based inter-process communication layer implemented mainly at kernel le...
140
Voted
ISLPED
2007
ACM
15 years 5 months ago
2007
ACM
This paper addresses the problem of power-optimal repeater insertion for global buses in the presence of crosstalk noise. MTCMOS technique by inserting high-Vth sleep transistors ...
97
Voted
TCAD
2002
15 years 3 months ago
2002
This paper proposes split shared-bus architecture to reduce the energy dissipation for global data exchange among a set of interconnected modules. The bus splitting problem for mi...
123
Voted
SIAMCO
2002
15 years 3 months ago
2002
In this paper, we consider the optimal policy for a generator offering power into a wholesale electricity market operating under a pool arrangement. Anderson and Philpott [Math. Op...