ISLPED 2007 - PDF Preprint Papers

ISLPED 2007 International Symposium on Low Power Electronics and Design

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed ISLPED-2007 Paper

click to vote

ISLPED
2007
ACM

169views Hardware» more ISLPED 2007»

Throughput of multi-core processors under thermal constraints

14 years 2 months ago

Download www.public.asu.edu

We analyze the effect of thermal constraints on the performance and power of multi-core processors. We propose system-level power and thermal models, and derive expressions for (a...

Ravishankar Rao, Sarma B. K. Vrudhula, Chaitali Ch...

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	169	Throughput of multi-core processors under thermal constraints	claim
2	142	Clocking structures and power analysis for nanomagnet-based logic devices	claim
3	138	Power optimal MTCMOS repeater insertion for global buses	claim
4	132	Thermal response to DVFS: analysis with an Intel Pentium M	claim
5	123	Approximation algorithms for power minimization of earliest deadline first and rate monotonic schedules	claim
6	123	A low-power SRAM using bit-line charge-recycling technique	claim
7	117	Power signal processing: a new perspective for power analysis and optimization	claim
8	110	Analysis of dynamic voltage/frequency scaling in chip-multiprocessors	claim
9	110	A 0.4-V UWB baseband processor	claim
10	109	A multi-model power estimation engine for accuracy optimization	claim
11	104	Low power soft-output signal detector design for wireless MIMO communication systems	claim
12	102	Single inductor, multiple input, multiple output (SIMIMO) power mixer-charger-supply system	claim
13	101	Power-aware operand delivery	claim
14	99	Thermal-aware task scheduling at the system software level	claim
15	97	Detailed placement for leakage reduction using systematic through-pitch variation	claim
16	96	Low-power process-variation tolerant arithmetic units using input-based elastic clocking	claim
17	94	Design of an efficient power delivery network in an soc to enable dynamic power management	claim
18	92	Variable-latency adder (VL-adder): new arithmetic circuit design practice to overcome NBTI	claim
19	91	Evaluating design tradeoffs in on-chip power management for CMPs	claim
20	84	Towards a software approach to mitigate voltage emergencies	claim
21	79	Post-placement leakage optimization for partially dynamically reconfigurable FPGAs	claim
22	75	Minimizing power dissipation during write operation to register files	claim
23	66	Power-optimal RTL arithmetic unit soft-macro selection strategy for leakage-sensitive technologies	claim
24	57	Resource area dilation to reduce power density in throughput servers	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers