1912 search results - page 181 / 383 » Optimizing interconnection policies |
141
click to vote
ICS
2009
Tsinghua U.
15 years 10 months ago
2009
Tsinghua U.
Several existing compiler transformations can help improve communication-computation overlap in MPI applications. However, traditional compilers treat calls to the MPI library as ...
159
click to vote
ISLPED
2010
ACM
15 years 4 months ago
2010
ACM
This paper proposes a framework for (signal) interconnect power optimization at the global routing stage. In a typical design flow, the primary objective of global routing is mini...
199
click to vote
ISPD
2012
ACM
13 years 11 months ago
2012
ACM
Gate sizing in VLSI design is a widely-used method for power or area recovery subject to timing constraints. Several previous works have proposed gate sizing heuristics for power ...
160
click to vote
ISPD
2005
ACM
15 years 9 months ago
2005
ACM
The sustained progress of VLSI technology has altered the landscape of routing which is a major physical design stage. For timing driven routings, traditional approaches which con...
147
click to vote
CN
2006
15 years 4 months ago
2006
In this paper, we address the server selection problem for streaming applications on the Internet. The architecture we consider is similar to the content distribution networks con...