Sciweavers

1912 search results - page 218 / 383
» Optimizing interconnection policies
Sort
View
IPCCC
2007
IEEE
15 years 10 months ago
Optimising Networks Against Malware
Rapidly-spreading malicious software is an important threat on today’s computer networks. Most solutions that have been proposed to counter this threat are based on our ability ...
Pierre-Marc Bureau, José M. Fernandez
SLIP
2005
ACM
15 years 10 months ago
Multilevel full-chip routing with testability and yield enhancement
We propose in this paper a multilevel full-chip routing algorithm that improves testability and diagnosability, manufacturability, and signal integrity for yield enhancement. Two ...
Katherine Shu-Min Li, Chung-Len Lee, Yao-Wen Chang...
MICRO
2003
IEEE
109views Hardware» more  MICRO 2003»
15 years 9 months ago
TLC: Transmission Line Caches
It is widely accepted that the disproportionate scaling of transistor and conventional on-chip interconnect performance presents a major barrier to future high performance systems...
Bradford M. Beckmann, David A. Wood
TVLSI
2002
119views more  TVLSI 2002»
15 years 4 months ago
Inductive properties of high-performance power distribution grids
Abstract--The design of high integrity, area efficient power distribution grids has become of practical importance as the portion of on-chip interconnect resources dedicated to pow...
Andrey V. Mezhiba, Eby G. Friedman
EAGC
2003
Springer
15 years 9 months ago
Automatic Services Discovery, Monitoring and Visualization of Grid Environments: The MapCenter Approach
The complexity of Grid environments is growing as more projects and applications appear in this quick-evolving domain. Widespread applications are distributed over thousands of com...
Franck Bonnassieux, Robert Harakaly, Pascale Prime...