Sciweavers

2703 search results - page 174 / 541
» Optimizing memory transactions
Sort
View
ASPDAC
2005
ACM
116views Hardware» more  ASPDAC 2005»
14 years 3 days ago
On combining iteration space tiling with data space tiling for scratch-pad memory systems
Abstract— Most previous studies on tiling concentrate on iteration space only for cache-based memory systems. However, more and more real-time embedded systems are adopting Scrat...
Chunhui Zhang, Fadi J. Kurdahi
DATE
2005
IEEE
165views Hardware» more  DATE 2005»
14 years 3 months ago
Flexible Hardware/Software Support for Message Passing on a Distributed Shared Memory Architecture
With the advent of multi-processor systems on a chip, the interest for message passing libraries has revived. Message passing helps in mastering the design complexity of parallel ...
Francesco Poletti, Antonio Poggiali, Paul Marchal
EUROMICRO
1999
IEEE
14 years 2 months ago
Design Space Exploration in System Level Synthesis under Memory Constraints
This paper addresses the problem of component selection, task assignment and task scheduling for distributed embedded computer systems. Such systems have a large number of constra...
Radoslaw Szymanek, Krzysztof Kuchcinski
JEA
2008
120views more  JEA 2008»
13 years 10 months ago
Better external memory suffix array construction
Suffix arrays are a simple and powerful data structure for text processing that can be used for full text indexes, data compression, and many other applications in particular in b...
Roman Dementiev, Juha Kärkkäinen, Jens M...
TIT
2008
118views more  TIT 2008»
13 years 8 months ago
Discrete-Input Two-Dimensional Gaussian Channels With Memory: Estimation and Information Rates Via Graphical Models and Statisti
Abstract--Discrete-input two-dimensional (2-D) Gaussian channels with memory represent an important class of systems, which appears extensively in communications and storage. In sp...
Ori Shental, Noam Shental, Shlomo Shamai, Ido Kant...