Sciweavers

1990 search results - page 364 / 398
» Optimizing the Instruction Cache Performance of the Operatin...
Sort
View
FPGA
2004
ACM
158views FPGA» more  FPGA 2004»
14 years 2 months ago
A novel coarse-grain reconfigurable data-path for accelerating DSP kernels
In this paper, an efficient implementation of a high performance coarse-grain reconfigurable data-path on a mixed-granularity reconfigurable platform is presented. It consists of ...
Michalis D. Galanis, George Theodoridis, Spyros Tr...
CCGRID
2003
IEEE
14 years 2 months ago
Supporting Peer-to-Peer Computing with FlexiNet
Formation of suitable overlay-network topologies that are able to reflect the structure of the underlying network-infrastructure, has rarely been addressed by peer-to-peer applic...
Thomas Fuhrmann
TACO
2008
130views more  TACO 2008»
13 years 8 months ago
Efficient hardware code generation for FPGAs
r acceptance of FPGAs as a computing device requires a higher level of programming abstraction. ROCCC is an optimizing C to HDL compiler. We describe the code generation approach i...
Zhi Guo, Walid A. Najjar, Betul Buyukkurt
TSP
2010
13 years 3 months ago
SNR estimation for multilevel constellations using higher-order moments
Abstract--The performance of existing moments-based nondata-aided (NDA) estimators of signal-to-noise ratio (SNR) in digital communication systems substantially degrades with multi...
Marcos Álvarez-Díaz, Roberto L&oacut...
COOPIS
2002
IEEE
14 years 1 months ago
Empirical Differences between COTS Middleware Scheduling Strategies
The proportion of complex distributed real-time embedded (DRE) systems made up of commercial-off-the-shelf (COTS) hardware and software is increasing significantly in response to...
Christopher D. Gill, Fred Kuhns, Douglas C. Schmid...