Sciweavers

1990 search results - page 39 / 398
» Optimizing the Instruction Cache Performance of the Operatin...
Sort
View
MICRO
2008
IEEE
111views Hardware» more  MICRO 2008»
14 years 2 months ago
Reducing the harmful effects of last-level cache polluters with an OS-level, software-only pollute buffer
It is well recognized that LRU cache-line replacement can be ineffective for applications with large working sets or non-localized memory access patterns. Specifically, in lastle...
Livio Soares, David K. Tam, Michael Stumm
FAST
2007
13 years 9 months ago
Karma: Know-It-All Replacement for a Multilevel Cache
Multilevel caching, common in many storage configurations, introduces new challenges to traditional cache management: data must be kept in the appropriate cache and replication a...
Gala Yadgar, Michael Factor, Assaf Schuster
SIGMETRICS
2005
ACM
110views Hardware» more  SIGMETRICS 2005»
14 years 1 months ago
Empirical evaluation of multi-level buffer cache collaboration for storage systems
To bridge the increasing processor-disk performance gap, buffer caches are used in both storage clients (e.g. database systems) and storage servers to reduce the number of slow di...
Zhifeng Chen, Yan Zhang, Yuanyuan Zhou, Heidi Scot...
CGO
2010
IEEE
14 years 2 months ago
Integrated instruction selection and register allocation for compact code generation exploiting freeform mixing of 16- and 32-bi
For memory constrained embedded systems code size is at least as important as performance. One way of increasing code density is to exploit compact instruction formats, e.g. ARM T...
Tobias J. K. Edler von Koch, Igor Böhm, Bj&ou...
ICPP
2007
IEEE
14 years 1 months ago
COBRA: An Adaptive Runtime Binary Optimization Framework for Multithreaded Applications
This paper presents COBRA (Continuous Binary ReAdaptation), a runtime binary optimization framework, for multithreaded applications. It is currently implemented on Itanium 2 based...
Jinpyo Kim, Wei-Chung Hsu, Pen-Chung Yew