Sciweavers

2020 search results - page 273 / 404
» PAPER - Accelerating parallel evaluations of ROCS
Sort
View
HPCA
2002
IEEE
16 years 4 months ago
Loose Loops Sink Chips
This paper explores the concept of micro-architectural loops and discusses their impact on processor pipelines. In particular, we establish the relationship between loose loops an...
Eric Borch, Eric Tune, Srilatha Manne, Joel S. Eme...
DATE
2009
IEEE
98views Hardware» more  DATE 2009»
15 years 11 months ago
A real-time application design methodology for MPSoCs
This paper presents a novel technique for the modeling, simulation, and analysis of real-time applications on MultiProcessor Systems-on-Chip (MPSoCs). This technique is based on a...
Giovanni Beltrame, Luca Fossati, Donatella Sciuto
ICEIS
2009
IEEE
15 years 11 months ago
Vectorizing Instance-Based Integration Processes
Abstract. The inefficiency of integration processes—as an abstraction of workflow-based integration tasks—is often reasoned by low resource utilization and significant waiti...
Matthias Böhm, Dirk Habich, Steffen Preissler...
CCGRID
2008
IEEE
15 years 11 months ago
WSRF-Based Modeling of Clinical Trial Information for Collaborative Cancer Research
The CancerGrid consortium is developing openstandards cancer informatics to address the challenges posed by modern cancer clinical trials. This paper presents the service-oriented...
Tianyi Zang, Radu Calinescu, Steve Harris, Andrew ...
CCGRID
2008
IEEE
15 years 11 months ago
Joint Communication and Computation Task Scheduling in Grids
In this paper we present a multicost algorithm for the joint time scheduling of the communication and computation resources that will be used by a task. The proposed algorithm sel...
Kostas Christodoulopoulos, Nikolaos D. Doulamis, E...