Sciweavers

339 search results - page 54 / 68
» PC Desktop Performance and Hardware Performance Counters
Sort
View
FPGA
2007
ACM
122views FPGA» more  FPGA 2007»
14 years 1 months ago
The shunt: an FPGA-based accelerator for network intrusion prevention
Today’s network intrusion prevention systems (IPSs) must perform increasingly sophisticated analysis—parsing protocols and interpreting application dialogs rather than simply ...
Nicholas Weaver, Vern Paxson, José M. Gonz&...
DAMON
2009
Springer
14 years 2 months ago
Cache-conscious buffering for database operators with state
Database processes must be cache-efficient to effectively utilize modern hardware. In this paper, we analyze the importance of temporal locality and the resultant cache behavior ...
John Cieslewicz, William Mee, Kenneth A. Ross
CF
2007
ACM
13 years 11 months ago
Accelerating memory decryption and authentication with frequent value prediction
This paper presents a novel architectural technique to hide fetch latency overhead of hardware encrypted and authenticated memory. A number of recent secure processor designs have...
Weidong Shi, Hsien-Hsin S. Lee
MICRO
2008
IEEE
119views Hardware» more  MICRO 2008»
14 years 1 months ago
The StageNet fabric for constructing resilient multicore systems
Scaling of CMOS feature size has long been a source of dramatic performance gains. However, the reduction in voltage levels has not been able to match this rate of scaling, leadin...
Shantanu Gupta, Shuguang Feng, Amin Ansari, Jason ...
TABLETOP
2007
IEEE
14 years 1 months ago
Reading Revisited: Evaluating the Usability of Digital Display Surfaces for Active Reading Tasks
A number of studies have shown that paper holds several advantages over computers for reading tasks. However, these studies were carried out several years ago, and since that time...
Meredith Ringel Morris, A. J. Bernheim Brush, Bria...