Sciweavers

223 search results - page 23 / 45
» POWER4 system microarchitecture
Sort
View
CODES
2009
IEEE
13 years 11 months ago
Squashing microcode stores to size in embedded systems while delivering rapid microcode accesses
Microcoded customized IPs offer superior performance and direct programmability of micro-architectural structures compared to instruction-based processors, yet at the cost of dra...
Chengmo Yang, Mingjing Chen, Alex Orailoglu
CASES
2008
ACM
13 years 9 months ago
Exploring and predicting the architecture/optimising compiler co-design space
Embedded processor performance is dependent on both the underlying architecture and the compiler optimisations applied. However, designing both simultaneously is extremely difficu...
Christophe Dubach, Timothy M. Jones, Michael F. P....
SE
2007
13 years 9 months ago
Building a process layer for business applications using the blackboard pattern
Abstract: Contemporary business applications often employ a process layer in order to coordinate automated activities. One option to build such a layer is to use a workflow manage...
Stefan Kleine Stegemann, Burkhardt Funk, Thomas Sl...
VLSID
2004
IEEE
138views VLSI» more  VLSID 2004»
14 years 8 months ago
Synthesis-driven Exploration of Pipelined Embedded Processors
Recent advances on language based software toolkit generation enables performance driven exploration of embedded systems by exploiting the application behavior. There is a need fo...
Prabhat Mishra, Arun Kejariwal, Nikil Dutt
PPOPP
2006
ACM
14 years 1 months ago
A case study in top-down performance estimation for a large-scale parallel application
This work presents a general methodology for estimating the performance of an HPC workload when running on a future hardware architecture. Further, it demonstrates the methodology...
Ilya Sharapov, Robert Kroeger, Guy Delamarter, Raz...