VLSID 2004 - PDF Preprint Papers

VLSID 2004 International Conference on VLSI Design

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed VLSID-2004 Paper

click to vote

VLSID
2004
IEEE

292views VLSI» more VLSID 2004»

NoCGEN: A Template Based Reuse Methodology for Networks on Chip Architecture

15 years 6 days ago

Download www.cse.unsw.edu.au

In this paper, we describe NoCGEN, a Network On Chip (NoC) generator, which is used to create a simulatable and synthesizable NoC description. NoCGEN uses a set of modularised rou...

Jeremy Chan, Sri Parameswaran

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	292	NoCGEN: A Template Based Reuse Methodology for Networks on Chip Architecture	claim
2	212	On Design and Implementation of an Embedded Automatic Speech Recognition System	claim
3	209	An Architecture for Motion Estimation in the Transform Domain	claim
4	181	Real Time Dynamic Voltage Scaling For Embedded Systems	claim
5	170	On-chip networks: A scalable, communication-centric embedded system design paradigm	claim
6	168	VLSI Implementation of Visible Watermarking for a Secure Digital Still Camera Design	claim
7	147	Computing Silent Gate Models for Noise Analysis from Slew and Delay Tables	claim
8	147	High-Performance Power Grids For Nanometer Technologies	claim
9	146	CMOS Circuit Design for Minimum Dynamic Power and Highest Speed	claim
10	142	Dynamic Noise Margin: Definitions and Model	claim
11	139	Open Defects Detection within 6T SRAM Cells using a No Write Recovery Test Mode	claim
12	138	Synthesis-driven Exploration of Pipelined Embedded Processors	claim
13	135	Integrating Self Testability with Design Space Exploration by a Controller based Estimation Technique	claim
14	135	Design of Low Voltage Low Power CMOS OP-AMPS with Rail-to-Rail Input/Output Swing	claim
15	128	A Compact Low-Power Buffer Amplifier with Dynamic Bias Control Technique	claim
16	126	Design Considerations for Next Generation Wireless Power-Aware Microsensor Nodes	claim
17	125	Energy-Optimizing Source Code Transformations for OS-driven Embedded Software	claim
18	122	A System Approach to Energy Management	claim
19	120	Dynamic Power Optimization of Interactive Systems	claim
20	119	Rapid Prototyping for Configurable System-on-a-Chip Platforms: A Simulation Based Approach	claim
21	119	Bridge Over Troubled Wrappers: Automated Interface Synthesis	claim
22	117	Evaluating the Reliability of Defect-Tolerant Architectures for Nanotechnology with Probabilistic Model Checking	claim
23	114	High-Speed Optoelectronics Receivers in SiGe	claim
24	112	Designing Leakage Aware Multipliers	claim
25	112	Comparison of Effectiveness of Current Ratio and Delta-IDDQ Tests	claim
26	112	Profiling Driven Computation Reuse: An Embedded Software Synthesis Technique for Energy and Performance Optimization	claim
27	111	On Buffering Schemes for Long Multi-Layer Nets	claim
28	111	Improved Approach for Noise Propagation to Identify Functional Noise Violations	claim
29	108	Boolean Decomposition Using Two-literal Divisors	claim
30	107	Performance Analysis of Inter Cluster Communication Methods in VLIW Architecture	claim
31	97	Katha-Mala: A Voice Output Communication Aid for the Children with Severe Speech and Multiple Disorders (SSMI)	claim
32	95	Embedded Hardware Face Detection	claim
33	93	Random Access Scan: A solution to test power, test data volume and test time	claim
34	91	Program Slicing for ATPG-Based Property Checking	claim
35	89	Response Surface Modeling of 100nm CMOS Process Technology using Design of Experiment	claim
36	85	An Area-Efficient Router for the Data-Intensive Architecture (DIVA) System	claim
37	75	Quantitative Model for Thermal Behaviour of an Analog Integrated Circuit	claim
38	73	Wire Swizzling to Reduce Delay Uncertainty Due to Capacitive Coupling	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers