Sciweavers

35 search results - page 4 / 7
» Parallel Evaluation of a Parallel Architecture by Means of C...
Sort
View
CLUSTER
2004
IEEE
13 years 6 months ago
Performance Evaluation of Deflection Routing in Optical IP Packet-Switched Networks
In previous papers [5,6], an optical switch architecture was proposed to handle variable-length packets such as IP datagrams, based on an AWG device to route packets and equipped w...
Stefano Bregni, Achille Pattavina
IEEEPACT
2007
IEEE
14 years 1 months ago
A Flexible Heterogeneous Multi-Core Architecture
Multi-core processors naturally exploit thread-level parallelism (TLP). However, extracting instruction-level parallelism (ILP) from individual applications or threads is still a ...
Miquel Pericàs, Adrián Cristal, Fran...
FTDCS
2004
IEEE
13 years 10 months ago
An Architectural View of the Entities Required for Execution of Task in Pervasive Space
Aimed to provide computation ubiquitously, pervasive computing is perceived as a means to provide an user the transparency of anywhere, anyplace, anytime computing. Pervasive comp...
K. Kalapriya, S. K. Nandy, V. Satish, R. Uma Mahes...
DEBS
2008
ACM
13 years 8 months ago
A framework for performance evaluation of complex event processing systems
Several new Complex Event Processing (CEP) engines have been recently released, many of which are intended to be used in performance sensitive scenarios - like fraud detection, tr...
Marcelo R. N. Mendes, Pedro Bizarro, Paulo Marques
PDP
2011
IEEE
12 years 10 months ago
Quantifying Thread Vulnerability for Multicore Architectures
Abstract—Continuously reducing transistor sizes and aggressive low power operating modes employed by modern architectures tend to increase transient error rates. Concurrently, mu...
Isil Oz, Haluk Rahmi Topcuoglu, Mahmut T. Kandemir...