361 search results - page 59 / 73 » Parallel Model Checking for Temporal Epistemic Logic |
125
click to vote
IPPS
1998
IEEE
15 years 7 months ago
1998
IEEE
This work presents MUSE, a graphical environment for modeling interactive networked multimedia applications. Through an advanced graphic interface and a new highlevel authoring mod...
152
click to vote
DAC
1996
ACM
15 years 7 months ago
1996
ACM
We present a formal verification methodology that we have used on a computer system design project. The methodology integrates a temporal logic model checker with a conventional pr...
171
click to vote
RV
2010
Springer
15 years 1 months ago
2010
Springer
The RV system is the first system to merge the benefits of Runtime Monitoring with Predictive Analysis. The Runtime Monitoring portion of RV is based on the successful Monitoring O...
151
Voted
SIGSOFT
2007
ACM
16 years 4 months ago
2007
ACM
Automated verification is a technique for establishing if certain properties, usually expressed in temporal logic, hold for a system model. The model can be defined using a high-l...
122
click to vote
ICSE
2001
IEEE-ACM
15 years 7 months ago
2001
IEEE-ACM
In requirements elicitation, different stakeholders often hold different views of how a proposed system should behave, resulting in inconsistencies between their descriptions. Con...