Sciweavers

657 search results - page 105 / 132
» Parallel Parameter Tuning for Applications with Performance ...
Sort
View
ISCA
2002
IEEE
127views Hardware» more  ISCA 2002»
14 years 1 months ago
The Optimum Pipeline Depth for a Microprocessor
The impact of pipeline length on the performance of a microprocessor is explored both theoretically and by simulation. An analytical theory is presented that shows two opposing ar...
Allan Hartstein, Thomas R. Puzak
CLUSTER
2007
IEEE
14 years 3 months ago
Evaluation of fault-tolerant policies using simulation
— Various mechanisms for fault-tolerance (FT) are used today in order to reduce the impact of failures on application execution. In the case of system failure, standard FT mechan...
Anand Tikotekar, Geoffroy Vallée, Thomas Na...
ADVIS
2000
Springer
14 years 1 months ago
Evolutionary Prefetching and Caching in an Independent Storage Units Model
Modern applications demand support for a large number of clients and require large scale storage subsystems. This paper presents a theoretical model of prefetching and caching of s...
Athena Vakali
IEEEPACT
2006
IEEE
14 years 2 months ago
Architectural support for operating system-driven CMP cache management
The role of the operating system (OS) in managing shared resources such as CPU time, memory, peripherals, and even energy is well motivated and understood [23]. Unfortunately, one...
Nauman Rafique, Won-Taek Lim, Mithuna Thottethodi
ICRA
2003
IEEE
110views Robotics» more  ICRA 2003»
14 years 2 months ago
Modelling of the human paralysed lower limb under FES
— The new generation of implanted neuroprostheses allows muscles to be controlled with fine accuracy, high selectivity and the repeatability of the muscle’s response can be ach...
David Guiraud, Philippe Poignet, Pierre-Brice Wieb...