Sciweavers

657 search results - page 42 / 132
» Parallel Parameter Tuning for Applications with Performance ...
Sort
View
IPPS
2009
IEEE
14 years 2 months ago
Revisiting communication performance models for computational clusters
—In this paper, we analyze restrictions of traditional models affecting the accuracy of analytical prediction of the execution time of collective communication operations. In par...
Alexey L. Lastovetsky, Vladimir Rychkov, Maureen O...
ISCA
2003
IEEE
88views Hardware» more  ISCA 2003»
14 years 27 days ago
Dynamically Managing the Communication-Parallelism Trade-off in Future Clustered Processors
Clustered microarchitectures are an attractive alternative to large monolithic superscalar designs due to their potential for higher clock rates in the face of increasingly wire-d...
Rajeev Balasubramonian, Sandhya Dwarkadas, David H...
IPPS
2007
IEEE
14 years 1 months ago
Enhancing Portability of HPC Applications across High-end Computing Platforms
Fast hardware turnover in supercomputing centers, stimulated by rapid technological progress, results in high heterogeneity among HPC platforms, and necessitates that applications...
Magdalena Slawiñska, Jaroslaw Slawinski, Da...
ISCAS
2008
IEEE
119views Hardware» more  ISCAS 2008»
14 years 2 months ago
Adjusting the neurons models in neuromimetic ICs using the voltage-clamp technique
— This paper presents an original method to tune a neuromimetic IC based on neuron conductance-based models (Hodgkin-Huxley formalism). This method is well known in electrophysio...
Sylvain Saïghi, Laure Buhry, Yannick Bornat, ...
HPCC
2005
Springer
14 years 1 months ago
Fast Sparse Matrix-Vector Multiplication by Exploiting Variable Block Structure
Abstract. We improve the performance of sparse matrix-vector multiplication (SpMV) on modern cache-based superscalar machines when the matrix structure consists of multiple, irregu...
Richard W. Vuduc, Hyun-Jin Moon