ISCA 2003 - PDF Preprint Papers

ISCA 2003 International Symposium on Computer Architecture

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed ISCA-2003 Paper

click to vote

ISCA
2003
IEEE

212views Hardware» more ISCA 2003»

A Performance Analysis of PIM, Stream Processing, and Tiled Processing on Memory-Intensive Signal Processing Kernels

14 years 4 months ago

Download www.east.isi.edu

Trends in microprocessors of increasing die size and clock speed and decreasing feature sizes have fueled rapidly increasing performance. However, the limited improvements in DRAM...

Jinwoo Suh, Eun-Gyu Kim, Stephen P. Crago, Lakshmi...

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	212	A Performance Analysis of PIM, Stream Processing, and Tiled Processing on Memory-Intensive Signal Processing Kernels	claim
2	183	The Jrpm System for Dynamically Parallelizing Java Programs	claim
3	169	Virtual Simple Architecture (VISA): Exceeding the Complexity Limit in Safe Real-Time Systems	claim
4	168	Temperature-Aware Microarchitecture	claim
5	157	Pipeline Damping: A Microarchitectural Technique to Reduce Inductive Noise in Supply Voltage	claim
6	150	Cyclone: A Broadcast-Free Dynamic Instruction Scheduler with Selective Replay	claim
7	144	Half-Price Architecture	claim
8	136	Transient-Fault Recovery for Chip Multiprocessors	claim
9	130	GOAL: A Load-Balanced Adaptive Routing Algorithm for Torus Networks	claim
10	124	Banked Multiported Register Files for High-Frequency Superscalar Microprocessors	claim
11	124	A Highly-Configurable Cache Architecture for Embedded Systems	claim
12	123	Detecting Global Stride Locality in Value Streams	claim
13	120	ReEnact: Using Thread-Level Speculation Mechanisms to Debug Data Races in Multithreaded Codes	claim
14	120	SMARTS: Accelerating Microarchitecture Simulation via Rigorous Statistical Sampling	claim
15	116	A "Flight Data Recorder" for Enabling Full-System Multiprocessor Deterministic Replay	claim
16	114	Building Quantum Wires: The Long and the Short of It	claim
17	114	Exploiting ILP, TLP and DLP with the Polymorphous TRIPS Architecture	claim
18	112	A Pipelined Memory Architecture for High Throughput Network Processors	claim
19	110	Guided Region Prefetching: A Cooperative Hardware/Software Approach	claim
20	108	Effective ahead Pipelining of Instruction Block Address Generation	claim
21	107	Positional Adaptation of Processors: Application to Energy Reduction	claim
22	104	Token Coherence: Decoupling Performance and Correctness	claim
23	101	Overcoming the Limitations of Conventional Vector Processors	claim
24	99	DISE: A Programmable Macro Engine for Customizing Applications	claim
25	96	Parallelism in the Front-End	claim
26	93	Improving Dynamic Cluster Assignment for Clustered Trace Cache Processors	claim
27	89	MisSPECulation: Partial and Misleading Use of SPEC CPU2000 in Computer Architecture Conferences	claim
28	88	Dynamically Managing the Communication-Parallelism Trade-off in Future Clustered Processors	claim
29	88	Phase Tracking and Prediction	claim
30	83	Efficient Use of Memory Bandwidth to Improve Network Processor Throughput	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers