Sciweavers

833 search results - page 55 / 167
» Parallel Processing Architectures for Reconfigurable Systems
Sort
View
PPOPP
2003
ACM
14 years 3 months ago
Impala: a middleware system for managing autonomic, parallel sensor systems
Sensor networks are long-running computer systems with many sensing/compute nodes working to gather information about their environment, process and fuse that information, and in ...
Ting Liu, Margaret Martonosi
KES
1998
Springer
14 years 2 months ago
Insect vision based motion detection
The architectural and circuit design aspects of a mixed analog/digital very large scale integration (VLSI) motion detection chip based on models of the insect visual system are des...
X. T. Nguyen
HPCA
2011
IEEE
13 years 2 months ago
Architectural framework for supporting operating system survivability
The ever increasing size and complexity of Operating System (OS) kernel code bring an inevitable increase in the number of security vulnerabilities that can be exploited by attack...
Xiaowei Jiang, Yan Solihin
ISCAS
2007
IEEE
84views Hardware» more  ISCAS 2007»
14 years 4 months ago
High Speed 1-bit Bypass Adder Design for Low Precision Additions
—In this paper, we propose a high speed adder which is adopted for our reconfigurable architecture called FleXilicon. To support sub-word parallelism, the FleXilicon architecture...
Jong-Suk Lee, Dong Sam Ha
SIGDIAL
2010
13 years 8 months ago
How was your day? An architecture for multimodal ECA systems
Multimodal conversational dialogue systems consisting of numerous software components create challenges for the underlying software architecture and development practices. Typical...
Raul Santos de la Camara, Markku Turunen, Jaakko H...