Sciweavers

833 search results - page 65 / 167
» Parallel Processing Architectures for Reconfigurable Systems
Sort
View
GRID
2000
Springer
14 years 1 months ago
Web Enabled Client-Server Model for Development Environment of Distributed Image Processing
Image processing applications (IPA) requirements can be best met by using the distributed environment. The authors had developed an environment over a network of VAX/VMS and Unix f...
Haresh S. Bhatt, V. H. Patel, Akshai K. Aggarwal
ISCA
2003
IEEE
114views Hardware» more  ISCA 2003»
14 years 3 months ago
Exploiting ILP, TLP and DLP with the Polymorphous TRIPS Architecture
This paper describes the polymorphous TRIPS architecture which can be configured for different granularities and types of parallelism. TRIPS contains mechanisms that enable the p...
Karthikeyan Sankaralingam, Ramadass Nagarajan, Hai...
EUROPAR
2009
Springer
13 years 8 months ago
Parallel Variable-Length Encoding on GPGPUs
Variable-Length Encoding (VLE) is a process of reducing input data size by replacing fixed-length data words with codewords of shorter length. As VLE is one of the main building bl...
Ana Balevic
ICPADS
1994
IEEE
14 years 2 months ago
Efficient Fault Tolerance: An Approach to Deal with Transient Faults in Multiprocessor Architectures
Dynamic error processing approaches are an important mechanism to increase the reliability in a multiprocessor system, while making efficient use of the available resources. To th...
Andrea Bondavalli, Silvano Chiaradonna, Felicita D...
ICIP
2009
IEEE
14 years 11 months ago
Architecture Design Of A High-performance Dual-symbol Binary Arithmetic Coder For Jpeg2000
The embedded-block coding with optimized truncation (EBCOT), which consists of a bit-plane coder (BPC) and a binary arithmetic coder (BAC), is the bottleneck in realizing a high-p...