Sciweavers

833 search results - page 99 / 167
» Parallel Processing Architectures for Reconfigurable Systems
Sort
View
ICPADS
1997
IEEE
14 years 1 months ago
An Approach for Mobile Agent Security and Fault Tolerance using Distributed Transactions
Mobile agents are no longer a theoretical issue since different architectures for their realization have been proposed. With the increasing market of electronic commerce it become...
Hartmut Vogler, Thomas Kunkelmann, Marie-Luise Mos...
ISCA
2000
IEEE
103views Hardware» more  ISCA 2000»
14 years 1 months ago
Piranha: a scalable architecture based on single-chip multiprocessing
The microprocessor industry is currently struggling with higher development costs and longer design times that arise from exceedingly complex processors that are pushing the limit...
Luiz André Barroso, Kourosh Gharachorloo, R...
CDES
2009
170views Hardware» more  CDES 2009»
13 years 10 months ago
Benchmarking GPU Devices with N-Body Simulations
Recent developments in processing devices such as graphical processing units and multi-core systems offer opportunities to make use of parallel techniques at the chip level to obt...
Daniel P. Playne, Mitchell Johnson, Kenneth A. Haw...
HIPC
1999
Springer
14 years 1 months ago
Process Migration Effects on Memory Performance of Multiprocessor
Abstract. In this work we put into evidence how the memory performance of a WebServer machine may depend on the sharing induced by process migration. We considered a shared-bus sha...
Pierfrancesco Foglia, Roberto Giorgi, Cosimo Anton...
FPGA
2000
ACM
141views FPGA» more  FPGA 2000»
14 years 19 days ago
Tolerating operational faults in cluster-based FPGAs
In recent years the application space of reconfigurable devices has grown to include many platforms with a strong need for fault tolerance. While these systems frequently contain ...
Vijay Lakamraju, Russell Tessier