Sciweavers

360 search results - page 6 / 72
» Parallel processing flow models on desktop hardware
Sort
View
CONCUR
2009
Springer
14 years 2 months ago
HYPE: A Process Algebra for Compositional Flows and Emergent Behaviour
Several process algebras for modelling hybrid systems have appeared in the literature in recent years. These all assume that continuous variables in the system are modelled monolit...
Vashti Galpin, Luca Bortolussi, Jane Hillston
ATVA
2009
Springer
137views Hardware» more  ATVA 2009»
14 years 2 months ago
State Space Reduction of Linear Processes Using Control Flow Reconstruction
Abstract. We present a new method for fighting the state space explosion of process algebraic specifications, by performing static analysis on an intermediate format: linear proc...
Jaco van de Pol, Mark Timmer
SIGMETRICS
1993
ACM
13 years 11 months ago
The Process-Flow Model: Examining I/O Performance from the System's Point of View
Input/output subsystem performance is currently receiving considerable research attention. Signi cant e ort has been focused on reducing average I/O response times and increasing ...
Gregory R. Ganger, Yale N. Patt
IPPS
2003
IEEE
14 years 22 days ago
System-Level Modeling of Dynamically Reconfigurable Hardware with SystemC
To cope with the increasing demand for higher computational power and flexibility, dynamically reconfigurable blocks become an important part inside a system-on-chip. Several meth...
Antti Pelkonen, Kostas Masselos, Miroslav Cup&aacu...
IPPS
2006
IEEE
14 years 1 months ago
Mapping DSP applications on processor systems with coarse-grain reconfigurable hardware
In this paper, we present performance results from mapping five real-world DSP applications on an embedded system-on-chip that incorporates coarse-grain reconfigurable logic with ...
Michalis D. Galanis, Grigoris Dimitroulakos, Const...