Sciweavers

770 search results - page 120 / 154
» Parallel simulation of chip-multiprocessor architectures
Sort
View
IAJIT
2010
140views more  IAJIT 2010»
13 years 7 months ago
HW/SW Design-Based Implementation of Vector Median Rational Hybrid Filter
: A new code sign implementation of vector median rational hybrid filter based on efficient hardware/software implementation is introduced and applied to colour image filtering pro...
Anis Boudabous, Ahmed Ben Atitallah, Lazhar Khriji...
PRESENCE
2010
76views more  PRESENCE 2010»
13 years 3 months ago
Modularity for Large Virtual Reality Applications
This paper focuses on the design of high performance VR applications. These applications usually involve various I/O devices and complex simulations. A parallel architecture or gri...
Jérémie Allard, Jean-Denis Lesage, B...
ICASSP
2011
IEEE
13 years 6 days ago
Efficient distributed resampling for particle filters
In particle filtering, resampling is the only step that cannot be fully parallelized. Recently, we have proposed algorithms for distributed resampling implemented on architecture...
Balakumar Balasingam, Miodrag Bolic, Petar M. Djur...
ICASSP
2011
IEEE
13 years 6 days ago
Computing room acoustics with CUDA - 3D FDTD schemes with boundary losses and viscosity
In seeking to model realistic room acoustics, direct numerical simulation can be employed. This paper presents 3D Finite Difference Time Domain schemes that incorporate losses at ...
Craig J. Webb, Stefan Bilbao
IPPS
2003
IEEE
14 years 1 months ago
Exploiting Java-ILP on a Simultaneous Multi-Trace Instruction Issue (SMTI) Processor
The available Instruction Level Parallelism in Java bytecode (Java-ILP) is not readily exploitable using traditional in-order or out-of-order issue mechanisms due to dependencies ...
R. Achutharaman, R. Govindarajan, G. Hariprakash, ...