770 search results - page 79 / 154 » Parallel simulation of chip-multiprocessor architectures |
110
click to vote
HPCA
2003
IEEE
16 years 3 months ago
2003
IEEE
We present an active switch architecture to improve the performance of systems connected via system area networks. Our programmable active switches not only flexibly route packets...
133
Voted
SI3D
1995
ACM
15 years 7 months ago
1995
ACM
Interactive graphics applications have long been challenging graphics system designers by demanding machines that can provide ever increasing polygon rendering performance. Anothe...
134
Voted
ISCA
1990
IEEE
15 years 7 months ago
1990
IEEE
An adaptive cache coherence mechanism exploits semantic information about the expected or observed access behavior of particular data objects. We contend that, in distributed shar...
162
Voted
ICS
2004
Tsinghua U.
15 years 9 months ago
2004
Tsinghua U.
Studying program behavior is a central component in architectural designs. In this paper, we study and exploit one aspect of program behavior, the behavior repetition, to expedite...
106
click to vote
PROCEDIA
2010
15 years 1 months ago
2010
We present different kernels based on Lattice-Boltzmann methods for the solution of the twodimensional Shallow Water and Navier-Stokes equations on fully structured lattices. The...