1761 search results - page 298 / 353 » Parallel timing simulation on a distributed memory multiproc... |
ICPP
2009
IEEE
14 years 3 months ago
2009
IEEE
— High-end computing (HEC) systems have passed the petaflop barrier and continue to move toward the next frontier of exascale computing. As companies and research institutes con...
HIPC
1999
Springer
14 years 1 months ago
1999
Springer
We describe a radically new cache architecture and demonstrate that it offers a huge reduction in cache cost, size and power consumption whilst maintaining performance on a wide ra...
ICS
1999
Tsinghua U.
14 years 1 months ago
1999
Tsinghua U.
This paper proposes a novel way to use virtual memorymapped communication (VMMC) to reduce the failover time on clusters. With the VMMC model, applications’ virtual address spac...
ICS
1998
Tsinghua U.
14 years 1 months ago
1998
Tsinghua U.
In order to achieve high performance, contemporary microprocessors must effectively process the four major instruction types: ALU, branch, load, and store instructions. This paper...
ICS
1995
Tsinghua U.
14 years 13 days ago
1995
Tsinghua U.
Current data cache organizations fail to deliver high performance in scalar processors for many vector applications. There are two main reasons for this loss of performance: the u...