Sciweavers

1761 search results - page 49 / 353
» Parallel timing simulation on a distributed memory multiproc...
Sort
View
PDP
2006
IEEE
14 years 1 months ago
Comparing Commodity SMP System Software with a Matrix Multiplication Benchmark
Commodity symmetric multiprocessors (SMPs), though originally intended for transaction processing, because of their availability, are now used for numerical analysis applications ...
Georgios Tsilikas, Martin Fleury
EUROPAR
2003
Springer
14 years 26 days ago
Exploiting On-Chip Data Transfers for Improving Performance of Chip-Scale Multiprocessors
As compared to a complex single processor based system, on-chip multiprocessors are less complex, more power efficient, and easier to test and validate. In this work, we focus on a...
Guangyu Chen, Mahmut T. Kandemir, Alok N. Choudhar...
PSLS
1995
13 years 11 months ago
Lazy Remote Procedure Call and its Implementation in a Parallel Variant of C
Abstract. Lazy task creation (LTC) is an e cient approach for executing divide and conquer parallel programs that has been used in the implementation of Multilisp's future con...
Marc Feeley
IEEEPACT
2008
IEEE
14 years 2 months ago
Pangaea: a tightly-coupled IA32 heterogeneous chip multiprocessor
Moore’s Law and the drive towards performance efficiency have led to the on-chip integration of general-purpose cores with special-purpose accelerators. Pangaea is a heterogeneo...
Henry Wong, Anne Bracy, Ethan Schuchman, Tor M. Aa...
IPPS
1993
IEEE
13 years 11 months ago
Mapping to Reduce Contention in Multiprocessor Architectures
Reducingcommunicationoverheadhas been widely recognized as a requirement for achieving efficient mappings which substantially reduce the execution time of parallel algorithms. Th...
Loren Schwiebert, D. N. Jayasimha