Sciweavers

6897 search results - page 79 / 1380
» Parallelization of Modular Algorithms
Sort
View
DATE
2006
IEEE
118views Hardware» more  DATE 2006»
14 years 2 months ago
Design and implementation of a modular and portable IEEE 754 compliant floating-point unit
Multimedia and communication algorithms from embedded system domain often make extensive use of floating-point arithmetic. Due to the complexity and expense of the floating-poin...
Kingshuk Karuri, Rainer Leupers, Gerd Ascheid, Hei...
GLVLSI
2005
IEEE
132views VLSI» more  GLVLSI 2005»
14 years 2 months ago
FPGA implementation of a modular and pipelined WF scheduler for high speed OC192 networks
In this paper we propose an FPGA implementation of a multi protocol Weighted Fair (WF) queuing algorithm able to handle variable length packets targeted for Packet Over Sonet (POS...
Abdallah Merhebi, Otmane Aït Mohamed