Sciweavers

7092 search results - page 1314 / 1419
» Parallelizing constraint programs
Sort
View
HPCA
2002
IEEE
14 years 1 months ago
Fine-Grain Priority Scheduling on Multi-Channel Memory Systems
Configurations of contemporary DRAM memory systems become increasingly complex. A recent study [5] shows that application performance is highly sensitive to choices of configura...
Zhichun Zhu, Zhao Zhang, Xiaodong Zhang
ICPP
2002
IEEE
14 years 1 months ago
The Tracefile Testbed - A Community Repository for Identifying and Retrieving HPC Performance Data
HPC programmers utilize tracefiles, which record program behavior in great detail, as the basis for many performance analysis activities. The lack of generally accessible tracefil...
Ken Ferschweiler, Scott Harrah, Dylan Keon, Mariac...
ICPP
2002
IEEE
14 years 1 months ago
Region Synchronization in Message Passing Systems
The development of correct synchronization code for distributed programs is a challenging task. In this paper, we propose an aspect oriented technique for developing synchronizati...
Gurdip Singh, Ye Su
ISSS
2002
IEEE
139views Hardware» more  ISSS 2002»
14 years 29 days ago
Multiprocessor Mapping of Process Networks: A JPEG Decoding Case Study
We present a system-level design and programming method for embedded multiprocessor systems. The aim of the method is to improve the design time and design quality by providing a ...
Erwin A. de Kock
CLUSTER
2009
IEEE
14 years 23 days ago
A scalable and generic task scheduling system for communication libraries
Abstract—Since the advent of multi-core processors, the physionomy of typical clusters has dramatically evolved. This new massively multi-core era is a major change in architectu...
François Trahay, Alexandre Denis
« Prev « First page 1314 / 1419 Last » Next »