Sciweavers

5640 search results - page 1026 / 1128
» Parallelizing the Data Cube
Sort
View
CCGRID
2003
IEEE
14 years 2 months ago
An Exposed Approach to Reliable Multicast in Heterogeneous Logistical Networks
An exposed approach in computer service architecture is one that offers client software a primitive service whose semantics are closely based on the underlying physical infrastruc...
Micah Beck, Ying Ding 0002, Erika Fuentes, Sharmil...
CCGRID
2003
IEEE
14 years 2 months ago
Preliminary Evaluation of Dynamic Load Balancing Using Loop Re-partitioning on Omni/SCASH
Increasingly large-scale clusters of PC/WS continue to become majority platform in HPC field. Such a commodity cluster environment, there may be incremental upgrade due to severa...
Yoshiaki Sakae, Mitsuhisa Sato, Satoshi Matsuoka, ...
GLVLSI
2003
IEEE
173views VLSI» more  GLVLSI 2003»
14 years 2 months ago
40 MHz 0.25 um CMOS embedded 1T bit-line decoupled DRAM FIFO for mixed-signal applications
An embedded 40 MHz FIFO buffer for use in mixed-signal information processing applications is presented. The buffer design uses a 1T DRAM topology for its unit memory cell compone...
Michael I. Fuller, James P. Mabry, John A. Hossack...
IEEEPACT
2003
IEEE
14 years 2 months ago
Using Software Logging to Support Multi-Version Buffering in Thread-Level Speculation
In Thread-Level Speculation (TLS), speculative tasks generate memory state that cannot simply be combined with the rest of the system because it is unsafe. One way to deal with th...
María Jesús Garzarán, Milos P...
IEEEPACT
2003
IEEE
14 years 2 months ago
Resolving Register Bank Conflicts for a Network Processor
This paper discusses a register bank assignment problem for a popular network processor--Intel's IXP. Due to limited data paths, the network processor has a restriction that ...
Xiaotong Zhuang, Santosh Pande
« Prev « First page 1026 / 1128 Last » Next »