Sciweavers

6549 search results - page 1233 / 1310
» Parsimonious additive models
Sort
View
IEEEPACT
2003
IEEE
14 years 2 months ago
Design Trade-Offs in High-Throughput Coherence Controllers
Recent research shows that the high occupancy of Coherence Controllers (CCs) is a major performance bottleneck in scalable shared-memory multiprocessors. In this paper, we propose...
Anthony-Trung Nguyen, Josep Torrellas
INFOCOM
2003
IEEE
14 years 2 months ago
Input Queued Switches: Cell Switching vs. Packet Switching
— Input Queued(IQ) switches have been very well studied in the recent past. The main problem in the IQ switches concerns scheduling. The main focus of the research has been the ...
Yashar Ganjali, Abtin Keshavarzian, Devavrat Shah
INFOCOM
2003
IEEE
14 years 2 months ago
The effect of layer-2 store-and-forward devices on per-hop capacity estimation
— Tools such as pathchar, clink, and pchar attempt to measure the capacity of every Layer-3 (L3) hop in a network path. These tools use the same underlying measurement methodolog...
Ravi Prasad, Constantinos Dovrolis, Bruce A. Mah
IPPS
2003
IEEE
14 years 2 months ago
A Compilation Framework for Distributed Memory Parallelization of Data Mining Algorithms
With the availability of large datasets in a variety of scientific and commercial domains, data mining has emerged as an important area within the last decade. Data mining techni...
Xiaogang Li, Ruoming Jin, Gagan Agrawal
ITCC
2003
IEEE
14 years 2 months ago
A Learning Objects Approach to Teaching Programming
The goal of this paper is to describe a new approach to a content creation and delivery mechanism for a programming course. This approach is based on the concept of creating a lar...
Victor Adamchik, Ananda Gunawardena
« Prev « First page 1233 / 1310 Last » Next »