Sciweavers

193 search results - page 19 / 39
» Patching Processor Design Errors
Sort
View
SBACPAD
2006
IEEE
102views Hardware» more  SBACPAD 2006»
14 years 2 months ago
Ultra-Fast CPU Performance Prediction: Extending the Monte Carlo Approach
Performance evaluation of contemporary processors is becoming increasingly difficult due to the lack of proper frameworks. Traditionally, cycle-accurate simulators have been exte...
Ram Srinivasan, Jeanine Cook, Olaf M. Lubeck
DAC
2005
ACM
14 years 9 months ago
Improving java virtual machine reliability for memory-constrained embedded systems
Dual-execution/checkpointing based transient error tolerance techniques have been widely used in the high-end mission critical systems. These techniques, however, are not very att...
Guangyu Chen, Mahmut T. Kandemir
CONIELECOMP
2009
IEEE
14 years 3 months ago
A Power-Line Communication Modem Based on OFDM
In this paper, we present the design and implementation of a PLC (Power-Line Communication) Modem based on Orthogonal Frequency Division Multiplexing (OFDM). The PLC device implem...
H. A. Garcia-Baleon, Vicente Alarcón Aquino
DAC
1996
ACM
14 years 22 days ago
Constructing Application-Specific Heterogeneous Embedded Architectures from Custom HW/SW Applications
Deep sub-micron processing technologies have enabled the implementation of new application-specificembeddedarchitecturesthat integrate multiple software programmable processors (e...
Steven Vercauteren, Bill Lin, Hugo De Man
DSN
2011
IEEE
12 years 8 months ago
Cross-layer resilience using wearout aware design flow
—As process technology shrinks devices, circuits experience accelerated wearout. Monitoring wearout will be critical for improving the efficiency of error detection and correctio...
Bardia Zandian, Murali Annavaram