Sciweavers

112 search results - page 16 / 23
» Path based buffer insertion
Sort
View
CC
2004
Springer
177views System Software» more  CC 2004»
14 years 2 months ago
Value-Based Partial Redundancy Elimination
Abstract. Partial redundancy elimination (PRE) is a program transformation that identifies and eliminates expressions that are redundant on at least one (but not necessarily all) ...
Thomas VanDrunen, Antony L. Hosking
DSD
2005
IEEE
116views Hardware» more  DSD 2005»
14 years 2 months ago
Optimization of a Bus-based Test Data Transportation Mechanism in System-on-Chip
The increasing amount of test data needed to test SOC (System-on-Chip) entails efficient design of the TAM (test access mechanism), which is used to transport test data inside the...
Anders Larsson, Erik Larsson, Petru Eles, Zebo Pen...
GLVLSI
2003
IEEE
157views VLSI» more  GLVLSI 2003»
14 years 2 months ago
Optimum wire sizing of RLC interconnect with repeaters
Repeaters are often used to drive high impedance interconnects. These lines have become highly inductive and can affect signal behavior. The line inductance should therefore be co...
Magdy A. El-Moursy, Eby G. Friedman
CC
2003
Springer
14 years 2 months ago
Early Control of Register Pressure for Software Pipelined Loops
Abstract. The register allocation in loops is generally performed after or during the software pipelining process. This is because doing a conventional register allocation at firs...
Sid Ahmed Ali Touati, Christine Eisenbeis
INFOCOM
2009
IEEE
14 years 3 months ago
Minimizing End-to-End Delay: A Novel Routing Metric for Multi-Radio Wireless Mesh Networks
—This paper studies how to select a path with the minimum cost in terms of expected end-to-end delay (EED) in a multi-radio wireless mesh network. Different from the previous eff...
Hongkun Li, Yu Cheng, Chi Zhou, Weihua Zhuang