Optimization of a Bus-based Test Data Transportation Mechanism in System-on-Chip

The increasing amount of test data needed to test SOC (System-on-Chip) entails efficient design of the TAM (test access mechanism), which is used to transport test data inside the chip. Having a powerful TAM will shorten the test time, but it costs large silicon area to implement it. Hence, it is important to have an efficient TAM with minimal required hardware overhead. We propose a technique that makes use of the existing bus structure with additional buffers inserted at each core to allow test application to the cores and test data transportation over the bus to be performed asynchronously. The non-synchronization of test data transportation and test application makes it possible to perform concurrent testing of cores while test data is transported in a sequence. We have implemented a Tabu search based technique to optimize our test architecture, and the experimental results indicate that it produces high quality results at low computational cost.

• Type: Conference
• Year: 2005
• Where: DSD
• Authors: Anders Larsson, Erik Larsson, Petru Eles, Zebo Peng
• Keywords: DSD 2005, Hardware, Test Application, Test Data, Test Data Transportation