Sciweavers

1528 search results - page 233 / 306
» Performance Assertion Checking
Sort
View
ICFEM
2004
Springer
14 years 2 months ago
Memory-Model-Sensitive Data Race Analysis
Abstract. We present a “memory-model-sensitive” approach to validating correctness properties for multithreaded programs. Our key insight is that by specifying both the inter-t...
Yue Yang, Ganesh Gopalakrishnan, Gary Lindstrom
WIA
2004
Springer
14 years 2 months ago
A BDD-Like Implementation of an Automata Package
In this paper we propose a new data structure, called shared automata, for representing deterministic finite automata (DFA). Shared automata admit a strong canonical form for DFA ...
Jean-Michel Couvreur
COOPIS
2003
IEEE
14 years 2 months ago
What Must (Not) Be Available Where?
Arranging the distribution of data, objects or components is a critical task that can ultimately affect the performance, integrity and reliability of distributed system. This pape...
Felix Bübl
DATE
2003
IEEE
98views Hardware» more  DATE 2003»
14 years 2 months ago
Using Formal Techniques to Debug the AMBA System-on-Chip Bus Protocol
System-on-chip (SoC) designs use bus protocols for high performance data transfer among the Intellectual Property (IP) cores. These protocols incorporate advanced features such as...
Abhik Roychoudhury, Tulika Mitra, S. R. Karri
RTAS
2003
IEEE
14 years 2 months ago
VEST: An Aspect-Based Composition Tool for Real-Time Systems
Building distributed embedded systems from scratch is not cost-effective. Instead, designing and building these systems by using domain specific components has promise. However, i...
John A. Stankovic, Ruiqing Zhu, Ram Poornalingam, ...