Sciweavers

64 search results - page 8 / 13
» Performance Evaluation of Router Switching Fabrics
Sort
View
INFOCOM
2002
IEEE
14 years 9 days ago
Fair Scheduling and Buffer Management in Internet Routers
Abstract—Input buffered switch architecture has become attractive for implementing high performance routers and expanding use of the Internet sees an increasing need for quality ...
Nan Ni, Laxmi N. Bhuyan
IPPS
1998
IEEE
13 years 11 months ago
The Effect of the Router Arbitration Policy on the Scalability of ServerNet
In this paper we extend a previously introduced method for optimizing the arbitration policy employed by ServerNet routers and we evaluate the method's effect on scalability....
Vladimir Shurbanov, Dimiter R. Avresky, Robert W. ...
MICRO
2009
IEEE
99views Hardware» more  MICRO 2009»
14 years 2 months ago
Low-cost router microarchitecture for on-chip networks
On-chip networks are critical to the scaling of future multicore processors. The challenge for on-chip network is to reduce the cost including power consumption and area while pro...
John Kim
ICCCN
2007
IEEE
14 years 1 months ago
Delay Analysis of Combined Input-Crosspoint Queueing Switches
Abstract— The switch architecture with the combined inputcrosspoint queueing (CICQ) scheme has been recognized as a practical promising solution for building cost-effective highp...
Ge Nong, Ning Situ, Mounir Hamdi
HOTI
2005
IEEE
14 years 1 months ago
Addressing Queuing Bottlenecks at High Speeds
Modern routers and switch fabrics can have hundreds of input and output ports running at up to 10 Gb/s; 40 Gb/s systems are starting to appear. At these rates, the performance of ...
Sailesh Kumar, Jonathan S. Turner, Patrick Crowley