Sciweavers

2767 search results - page 8 / 554
» Performance Evaluation of an Adaptive FPGA for Network Appli...
Sort
View
AINA
2007
IEEE
14 years 2 months ago
Applying Web-based Networking Protocols and Software Architectures for providing adaptivity, personalization, and remotization f
This paper proposes an innovative use of a mix of networking standards and software implementation technologies for the design of industrial Human Machine Interface (HMI) systems....
Alessandro Bozzon, Marco Brambilla, Piero Fraterna...
ERSA
2006
161views Hardware» more  ERSA 2006»
13 years 9 months ago
A Parametric Study of Scalable Interconnects on FPGAs
Abstract-- With the constantly increasing gate capacity of FPGAs, a single FPGA chip is able to employ large-scale applications. To connect a large number of computational nodes, N...
Daihan Wang, Hiroki Matsutani, Masato Yoshimi, Mic...
FPGA
2010
ACM
232views FPGA» more  FPGA 2010»
13 years 8 months ago
High-throughput bayesian computing machine with reconfigurable hardware
We use reconfigurable hardware to construct a high throughput Bayesian computing machine (BCM) capable of evaluating probabilistic networks with arbitrary DAG (directed acyclic gr...
Mingjie Lin, Ilia Lebedev, John Wawrzynek
ISVLSI
2007
IEEE
100views VLSI» more  ISVLSI 2007»
14 years 2 months ago
Vector Processing Support for FPGA-Oriented High Performance Applications
In this paper, we propose and implement a vector processing system that includes two identical vector microprocessors embedded in two FPGA chips. Each vector microprocessor suppor...
Hongyan Yang, Shuai Wang, Sotirios G. Ziavras, Jie...
JSA
2007
123views more  JSA 2007»
13 years 7 months ago
Application of deterministic and stochastic Petri-Nets for performance modeling of NoC architectures
The design of appropriate communication architectures for complex Systems-on-Chip (SoC) is a challenging task. One promising alternative to solve these problems are Networks-on-Ch...
Holger Blume, Thorsten von Sydow, Daniel Becker, T...