Sciweavers

481 search results - page 35 / 97
» Performance Prediction Tools for Parallel Discrete-Event Sim...
Sort
View
MONET
2002
155views more  MONET 2002»
13 years 7 months ago
A Prioritized Real-Time Wireless Call Degradation Framework for Optimal Call Mix Selection
This paper describes a framework for selecting the optimal call mix to be admitted while employing a bandwidth degradation policy in a wireless cellular network. The optimal proper...
Gergely V. Záruba, Imrich Chlamtac, Sajal K...
IEEEHPCS
2010
13 years 6 months ago
Scalable instruction set simulator for thousand-core architectures running on GPGPUs
Simulators are still the primary tools for development and performance evaluation of applications running on massively parallel architectures. However, current virtual platforms a...
Shivani Raghav, Martino Ruggiero, David Atienza, C...
IPPS
2007
IEEE
14 years 2 months ago
Load Miss Prediction - Exploiting Power Performance Trade-offs
— Modern CPUs operate at GHz frequencies, but the latencies of memory accesses are still relatively large, in the order of hundreds of cycles. Deeper cache hierarchies with large...
Konrad Malkowski, Greg M. Link, Padma Raghavan, Ma...
IPPS
2007
IEEE
14 years 2 months ago
Power-Aware Speedup
Power-aware processors operate in various power modes to reduce energy consumption with a corresponding decrease in peak processor throughput. Recent work has shown power-aware cl...
Rong Ge, Kirk W. Cameron
VLSID
2008
IEEE
150views VLSI» more  VLSID 2008»
14 years 8 months ago
PTSMT: A Tool for Cross-Level Power, Performance, and Thermal Exploration of SMT Processors
Simultaneous Multi-Threading (SMT) processors are becoming popular because they exploit both instruction-level and threadlevel parallelism by issuing instructions from different t...
Deepa Kannan, Aseem Gupta, Aviral Shrivastava, Nik...