Sciweavers

1709 search results - page 21 / 342
» Performance Visualization and Exploration for Reconfigurable...
Sort
View
IPPS
2005
IEEE
15 years 8 months ago
Exploring the Energy-Time Tradeoff in High-Performance Computing
High-performance computing is and has always been performance oriented. However, a consequence of the push towards maximum performance is increased energy consumption, especially ...
Feng Pan, Vincent W. Freeh, Daniel M. Smith
IPPS
2005
IEEE
15 years 8 months ago
A Compiler Method for Memory-Conscious Mapping of Applications on Coarse-Grained Reconfigurable Architectures
This paper presents a compiler methodology for memoryaware mapping on 2-Dimensional coarse-grained reconfigurable architectures that aims in improving the mapped applications’ p...
Grigoris Dimitroulakos, Michalis D. Galanis, Costa...
133
Voted
CLOUDCOM
2010
Springer
15 years 18 days ago
Performance Analysis of High Performance Computing Applications on the Amazon Web Services Cloud
Cloud computing has seen tremendous growth, particularly for commercial web applications. The on-demand, pay-as-you-go model creates a flexible and cost-effective means to access c...
Keith R. Jackson, Lavanya Ramakrishnan, Krishna Mu...
101
Voted
EH
1999
IEEE
122views Hardware» more  EH 1999»
15 years 6 months ago
The MorphoSys Dynamically Reconfigurable System-on-Chip
MorphoSys is a system-on-chip which combines a RISC processor with an array of reconfigurable cells. The important features of MorphoSys are coarse-grain granularity, dynamic reco...
Guangming Lu, Hartej Singh, Ming-Hau Lee, Nader Ba...
102
Voted
ASAP
2007
IEEE
95views Hardware» more  ASAP 2007»
15 years 9 months ago
Performance Evaluation of Probe-Send Fault-tolerant Network-on-chip Router
With increasing reliability concerns for current and next generation VLSI technologies, fault-tolerance is fast becoming an integral part of system-on-chip and multicore architect...
Sumit D. Mediratta, Jeffrey T. Draper