1370 search results - page 134 / 274 » Performance analysis and optimization of latency insensitive... |
138
click to vote
PODS
2008
ACM
16 years 4 months ago
2008
ACM
In the rank join problem, we are given a set of relations and a scoring function, and the goal is to return the join results with the top K scores. It is often the case in practic...
127
click to vote
DAC
2000
ACM
16 years 5 months ago
2000
ACM
Memory delays represent a major bottleneck in embedded systems performance. Newer memory modules exhibiting efficient access modes (e.g., page-, burst-mode) partly alleviate this ...
137
click to vote
ICCCN
2008
IEEE
15 years 10 months ago
2008
IEEE
—Parallel firewalls offer a scalable low latency design for inspecting packets at high speeds. Typically consisting of an array of m firewalls, these systems filter arriving p...
122
click to vote
ISCA
2000
IEEE
15 years 8 months ago
2000
IEEE
The bandwidth and latency of a memory system are strongly dependent on the manner in which accesses interact with the “3-D” structure of banks, rows, and columns characteristi...
147
click to vote
FCCM
2009
IEEE
15 years 8 months ago
2009
IEEE
FPGA has long been considered an attractive platform for high performance implementations of string matching. However, as the size of pattern dictionaries continues to grow, such ...