1370 search results - page 147 / 274 » Performance analysis and optimization of latency insensitive... |
144
click to vote
CODES
2006
IEEE
15 years 10 months ago
2006
IEEE
The use of Application Specific Instruction-set Processors (ASIP) is a solution to the problem of increasing complexity in embedded systems design. One of the major challenges in...
150
click to vote
ISCI
2002
15 years 4 months ago
2002
In this paper, we report our recent work on closed form solutions to the blocking and dropping probability in wireless cellular networks with handoff. First, we develop a performa...
147
click to vote
ICS
2009
Tsinghua U.
15 years 9 months ago
2009
Tsinghua U.
Large Multi-Processor Systems-on-Chip use Networks-on-Chip with a high degree of reusability and scalability for message communication. Therefore, network infrastructure is a cruc...
144
click to vote
DAC
2012
ACM
13 years 6 months ago
2012
ACM
Many state-of-the-art approaches on fault-tolerant system design make the simplifying assumption that all faults are detected within a certain time interval. However, based on a d...
146
click to vote
CODES
2000
IEEE
15 years 9 months ago
2000
IEEE
The concept of system-on-a-chip is becoming increasingly popular for the integration of complex systems. New types of processor cores are now available that enable the designer to...