Sciweavers

171 search results - page 31 / 35
» Performance analysis of an ATM switch with multiple paths
Sort
View
HPCA
2011
IEEE
12 years 11 months ago
Exploiting criticality to reduce bottlenecks in distributed uniprocessors
Composable multicore systems merge multiple independent cores for running sequential single-threaded workloads. The performance scalability of these systems, however, is limited d...
Behnam Robatmili, Madhu Saravana Sibi Govindan, Do...
DATE
2006
IEEE
104views Hardware» more  DATE 2006»
14 years 1 months ago
Contrasting a NoC and a traditional interconnect fabric with layout awareness
Increasing miniaturization is posing multiple challenges to electronic designers. In the context of Multi-Processor System-onChips (MPSoCs), we focus on the problem of implementin...
Federico Angiolini, Paolo Meloni, Salvatore Carta,...
STACS
1997
Springer
13 years 11 months ago
Methods and Applications of (MAX, +) Linear Algebra
Exotic semirings such as the “(max, +) semiring” (R ∪ {−∞}, max, +), or the “tropical semiring” (N ∪ {+∞}, min, +), have been invented and reinvented many times s...
Stephane Gaubert, Max Plus
KBSE
2008
IEEE
14 years 1 months ago
Test-Suite Augmentation for Evolving Software
One activity performed by developers during regression testing is test-suite augmentation, which consists of assessing the adequacy of a test suite after a program is modified an...
Raúl A. Santelices, Pavan Kumar Chittimalli...
IFIP
2004
Springer
14 years 26 days ago
High Throughput Route Selection in Multi-rate Ad Hoc Wireless Networks
Abstract— An ad hoc wireless network is an autonomous selforganizing system of mobile nodes connected by wireless links where nodes not in direct range communicate via intermedia...
Baruch Awerbuch, David Holmer, Herbert Rubens