Sciweavers

290 search results - page 24 / 58
» Performance of Hardware Compressed Main Memory
Sort
View
ACMMSP
2005
ACM
101views Hardware» more  ACMMSP 2005»
14 years 1 months ago
Transparent pointer compression for linked data structures
64-bit address spaces are increasingly important for modern applications, but they come at a price: pointers use twice as much memory, reducing the effective cache capacity and m...
Chris Lattner, Vikram S. Adve
ASPDAC
2006
ACM
126views Hardware» more  ASPDAC 2006»
14 years 2 months ago
A novel instruction scratchpad memory optimization method based on concomitance metric
Scratchpad memory has been introduced as a replacement for cache memory as it improves the performance of certain embedded systems. Additionally, it has also been demonstrated tha...
Andhi Janapsatya, Aleksandar Ignjatovic, Sri Param...
MICRO
2008
IEEE
109views Hardware» more  MICRO 2008»
14 years 2 months ago
Dependence-aware transactional memory for increased concurrency
—Transactional memory (TM) is a promising paradigm for helping programmers take advantage of emerging multicore platforms. Though they perform well under low contention, hardware...
Hany E. Ramadan, Christopher J. Rossbach, Emmett W...
ICIP
2000
IEEE
14 years 9 months ago
Pyramid Texture Compression and Decompression Using Interpolative Vector Quantization
Abstract-Texture mapping is a common technique used to increase the visual quality of 3D scenes. As texture mapping requires large memory to deal with large textures generally r e ...
Young-Su Kwon, In-Cheol Park, Chong-Min Kyung
ICNP
2009
IEEE
13 years 5 months ago
Memory Efficient Protocols for Detecting Node Replication Attacks in Wireless Sensor Networks
Sensor networks deployed in hostile areas are subject to node replication attacks, in which an adversary compromises a few sensors, extracts the security keys, and clones them in a...
Ming Zhang, Vishal Khanapure, Shigang Chen, Xuelia...