955 search results - page 8 / 191 » Performance optimization of multiple memory architectures fo... |
132
Voted
TPDS
2010
15 years 27 days ago
2010
—Thread-level parallelism (TLP) has been extensively studied in order to overcome the limitations of exploiting instruction-level parallelism (ILP) on high-performance superscala...
117
Voted
ICPP
2003
IEEE
15 years 7 months ago
2003
IEEE
Automatic optimization of address offset assignment for DSP applications, which reduces the number of address arithmetic instructions to meet the tight memory size restrictions an...
125
Voted
IPPS
1996
IEEE
15 years 6 months ago
1996
IEEE
Multiple instruction issue processors place high demands on register file bandwidth. One solution to reduce this bottleneck is the use of multiple register files. Register allocat...
152
Voted
ICPP
2009
IEEE
15 years 9 months ago
2009
IEEE
—Sparse Matrix-Vector multiplication (SpMV) is a very challenging computational kernel, since its performance depends greatly on both the input matrix and the underlying architec...
124
click to vote
MICRO
2002
IEEE
15 years 7 months ago
2002
IEEE
Multimedia processing on embedded devices requires an architecture that leads to high performance, low power consumption, reduced design complexity, and small code size. In this p...