Sciweavers

3415 search results - page 628 / 683
» Physical Design Refinement: The
Sort
View
GI
2009
Springer
14 years 3 months ago
Challenges of Electronic CAD in the Nano Scale Era
: Future nano scale devices will expose different characteristics than todays silicon devices. While the exponential growth of non recurring expenses (NRE, mostly due to mask sets)...
Christian Hochberger, Andreas Koch
VR
1999
IEEE
169views Virtual Reality» more  VR 1999»
14 years 3 months ago
Hand-Held Windows: Towards Effective 2D Interaction in Immersive Virtual Environments
The study of human-computer interaction within immersive virtual environments requires us to balance what we have learned from the design and use of desktop interfaces with novel ...
Robert W. Lindeman, John L. Sibert, James K. Hahn
DATE
1998
IEEE
91views Hardware» more  DATE 1998»
14 years 3 months ago
Interconnect Tuning Strategies for High-Performance Ics
Interconnect tuning is an increasingly critical degree of freedom in the physical design of high-performance VLSI systems. By interconnect tuning, we refer to the selection of lin...
Andrew B. Kahng, Sudhakar Muddu, Egino Sarto, Rahu...
IWMM
1998
Springer
130views Hardware» more  IWMM 1998»
14 years 3 months ago
Comparing Mostly-Copying and Mark-Sweep Conservative Collection
Many high-level language compilers generate C code and then invoke a C compiler for code generation. To date, most of these compilers link the resulting code against a conservativ...
Frederick Smith, J. Gregory Morrisett
EURODAC
1994
IEEE
221views VHDL» more  EURODAC 1994»
14 years 2 months ago
Implementation of a SDH STM-N IC for B-ISDN using VHDL based synthesis tools
payload. The current recommendations include SDH as the physical layer transmission standard. It is defined the BISDN user network interface (UNI) SDH-based at 155.52 Mbit/s, but t...
Juan Carlos Calderón, Enric Corominas, Jos&...