Sciweavers

223 search results - page 33 / 45
» Portable Parallel Programming in HPC
Sort
View
IOPADS
1997
94views more  IOPADS 1997»
13 years 10 months ago
Remote I/O Fast Access to Distant Storage
As high-speed networks make it easier to use distributed resources, it becomes increasingly common that applications and their data are not colocated. Users have traditionally add...
Ian T. Foster, David Kohr, Rakesh Krishnaiyer, Jac...
IPPS
2006
IEEE
14 years 2 months ago
Making a case for a Green500 list
For decades now, the notion of “performance” has been synonymous with “speed” (as measured in FLOPS, short for floating-point operations per second). Unfortunately, this ...
S. Sharma, Chung-Hsing Hsu, Wu-chun Feng
FPL
2006
Springer
242views Hardware» more  FPL 2006»
14 years 13 days ago
TMD-MPI: An MPI Implementation for Multiple Processors Across Multiple FPGAs
With current FPGAs, designers can now instantiate several embedded processors, memory units, and a wide variety of IP blocks to build a single-chip, high-performance multiprocesso...
Manuel Saldaña, Paul Chow
TJS
2002
135views more  TJS 2002»
13 years 8 months ago
HPCVIEW: A Tool for Top-down Analysis of Node Performance
Although it is increasingly difficult for large scientific programs to attain a significant fraction of peak performance on systems based on microprocessors with substantial instr...
John M. Mellor-Crummey, Robert J. Fowler, Gabriel ...
FCCM
2008
IEEE
212views VLSI» more  FCCM 2008»
14 years 3 months ago
Map-reduce as a Programming Model for Custom Computing Machines
The map-reduce model requires users to express their problem in terms of a map function that processes single records in a stream, and a reduce function that merges all mapped out...
Jackson H. C. Yeung, C. C. Tsang, Kuen Hung Tsoi, ...