Sciweavers

3160 search results - page 189 / 632
» Postcards from the future
Sort
View
ICPP
1999
IEEE
14 years 17 days ago
Optimization of Instruction Fetch for Decision Support Workloads
Instruction fetch bandwidth is feared to be a major limiting factor to the performance of future wide-issue aggressive superscalars. In this paper, we focus on Database applicatio...
Alex Ramírez, Josep-Lluis Larriba-Pey, Carl...
HPCA
1998
IEEE
14 years 16 days ago
The Sensitivity of Communication Mechanisms to Bandwidth and Latency
The goal of this paper is to gain insight into the relative performance of communication mechanisms as bisection bandwidth and network latency vary. We compare shared memory with ...
Frederic T. Chong, Rajeev Barua, Fredrik Dahlgren,...
ISCA
1997
IEEE
104views Hardware» more  ISCA 1997»
14 years 14 days ago
Complexity-Effective Superscalar Processors
The performance tradeoff between hardware complexity and clock speed is studied. First, a generic superscalar pipeline is defined. Then the specific areas of register renaming, ...
Subbarao Palacharla, Norman P. Jouppi, James E. Sm...
VL
1992
IEEE
163views Visual Languages» more  VL 1992»
14 years 10 days ago
The Conversion of Diagrams to Knowledge Bases
If future electronic documents are to be truly useful, we must devise ways to automatically turn them into knowledgebases. In particular, we must be able to do this for diagrams. ...
Robert P. Futrelle
DSD
2006
IEEE
131views Hardware» more  DSD 2006»
13 years 12 months ago
Designing Efficient Irregular Networks for Heterogeneous Systems-on-Chip
Abstract-- Networks-on-Chip will serve as the central integration platform in future complex SoC designs, composed of a large number of heterogeneous processing resources. Most res...
Christian Neeb, Norbert Wehn