Sciweavers

74 search results - page 12 / 15
» Power Analysis Attacks Against FPGA Implementations of the D...
Sort
View
DATE
2008
IEEE
161views Hardware» more  DATE 2008»
14 years 3 months ago
Defeating classical Hardware Countermeasures: a new processing for Side Channel Analysis
In the field of the Side Channel Analysis, hardware distortions such as glitches and random frequency are classical countermeasures. A glitch influences the side channel amplitu...
Denis Réal, Cécile Canovas, Jessy Cl...
CHES
2008
Springer
146views Cryptology» more  CHES 2008»
13 years 10 months ago
Power and Fault Analysis Resistance in Hardware through Dynamic Reconfiguration
Dynamically reconfigurable systems are known to have many advantages such as area and power reduction. The drawbacks of these systems are the reconfiguration delay and the overhead...
Nele Mentens, Benedikt Gierlichs, Ingrid Verbauwhe...
CHES
2010
Springer
172views Cryptology» more  CHES 2010»
13 years 9 months ago
Analysis and Improvement of the Random Delay Countermeasure of CHES 2009
Random delays are often inserted in embedded software to protect against side-channel and fault attacks. At CHES 2009 a new method for generation of random delays was described tha...
Jean-Sébastien Coron, Ilya Kizhvatov
ENTCS
2006
163views more  ENTCS 2006»
13 years 8 months ago
Design Challenges for a Differential-Power-Analysis Aware GALS-based AES Crypto ASIC
In recent years several successful GALS realizations have been presented. The core of a GALS system is a locally synchronous island that is designed using industry standard synchr...
Frank K. Gürkaynak, Stephan Oetiker, Hubert K...
DAC
2007
ACM
14 years 15 days ago
Side-Channel Attack Pitfalls
While cryptographic algorithms are usually strong against mathematical attacks, their practical implementation, both in software and in hardware, opens the door to side-channel at...
Kris Tiri