Sciweavers

1419 search results - page 110 / 284
» Power Droop Testing
Sort
View
DATE
2008
IEEE
109views Hardware» more  DATE 2008»
15 years 9 months ago
Layout-Aware, IR-Drop Tolerant Transition Fault Pattern Generation
— Market and customer demands have continued to push the limits of CMOS performance. At-speed test has become a common method to ensure these high performance chips are being shi...
Jeremy Lee, Sumit Narayan, Mike Kapralos, Mohammad...
128
Voted
IWCMC
2006
ACM
15 years 8 months ago
Radio propagation patterns in wireless sensor networks: new experimental results
Wireless sensors use low power radio transceivers due to the stringent constraints on battery capacity. As a result, radio transmission with wireless sensors is unreliable. Furthe...
Tereus Scott, Kui Wu, Daniel Hoffman
174
Voted
ECRTS
2005
IEEE
15 years 8 months ago
Improved Schedulability Analysis of EDF on Multiprocessor Platforms
Multiprocessor hardware platforms are now being considered for embedded systems, due to their high computational power and little additional cost when compared to single processor...
Marko Bertogna, Michele Cirinei, Giuseppe Lipari
VTS
2000
IEEE
114views Hardware» more  VTS 2000»
15 years 7 months ago
Detection of CMOS Defects under Variable Processing Conditions
Transient Signal Analysis is a digital device testing method that is based on the analysis of voltage transients at multiple test points. In this paper, the power supply transient...
Amy Germida, James F. Plusquellic
AIPR
2006
IEEE
15 years 4 months ago
Semi-automated 3-D Building Extraction from Stereo Imagery
The production of geospatial information from overhead imagery is generally a labor-intensive process. Analysts must accurately delineate and extract important features, such as b...
Sung Chun Lee, Keith E. Price, Ramakant Nevatia, T...