Sciweavers

462 search results - page 53 / 93
» Power Efficient Data Cache Designs
Sort
View
TCOM
2008
192views more  TCOM 2008»
13 years 7 months ago
Joint source coding, routing and power allocation in wireless sensor networks
This paper proposes a cross-layer optimization framework for the wireless sensor networks. In a wireless sensor network, each sensor makes a local observation of the underlying phy...
Jun Yuan, Wei Yu
CODES
2000
IEEE
13 years 11 months ago
Co-design of interleaved memory systems
Memory interleaving is a cost-efficient approach to increase bandwidth. Improving data access locality and reducing memory access conflicts are two important aspects to achieve hi...
Hua Lin, Wayne Wolf
MICRO
2010
IEEE
142views Hardware» more  MICRO 2010»
13 years 5 months ago
Virtual Snooping: Filtering Snoops in Virtualized Multi-cores
Virtualization has been rapidly expanding its applications in numerous server and desktop environments to improve the utilization and manageability of physical systems. Such prolif...
Daehoon Kim, Hwanju Kim, Jaehyuk Huh
ISCC
2005
IEEE
119views Communications» more  ISCC 2005»
14 years 29 days ago
A Systematic Approach to Building High Performance Software-Based CRC Generators
—A framework for designing a family of novel fast CRC generation algorithms is presented. Our algorithms can ideally read arbitrarily large amounts of data at a time, while optim...
Michael E. Kounavis, Frank L. Berry
ICASSP
2011
IEEE
12 years 11 months ago
A low-power implantable neuroprocessor on nano-FPGA for Brain Machine interface applications
This paper presents the implementation of a low-power and implantable neuroprocessor on low-cost nano-FPGA for data reduction and on-the-fly spike sorting in Brain Machine Interfa...
Fei Zhang, Mehdi Aghagolzadeh, Karim G. Oweiss