Sciweavers

462 search results - page 78 / 93
» Power Efficient Data Cache Designs
Sort
View
VLSID
2007
IEEE
206views VLSI» more  VLSID 2007»
14 years 7 months ago
MAX: A Multi Objective Memory Architecture eXploration Framework for Embedded Systems-on-Chip
Today's feature-rich multimedia products require embedded system solution with complex System-on-Chip (SoC) to meet market expectations of high performance at a low cost and l...
T. S. Rajesh Kumar, C. P. Ravikumar, R. Govindaraj...
TON
2008
125views more  TON 2008»
13 years 7 months ago
Two techniques for fast computation of constrained shortest paths
Abstract-- Computing constrained shortest paths is fundamental to some important network functions such as QoS routing, which is to find the cheapest path that satisfies certain co...
Shigang Chen, Meongchul Song, Sartaj Sahni
ISCAS
2008
IEEE
110views Hardware» more  ISCAS 2008»
14 years 1 months ago
Distortion calculation of an asynchronous switching xDSL line-driver
Abstract—Since the xDSL specifications impose stringent linearity requirements to ensure the integrity of the data transferred, current line drivers use linear amplifiers. The do...
Vincent De Gezelle, Jordie Buyle, Jan Doutreloigne
DSN
2004
IEEE
13 years 11 months ago
Evaluating the Impact of Limited Resource on the Performance of Flooding in Wireless Sensor Networks
Abstract-- Wireless sensor networks (WSNs) are large collections of resource limited nodes, densely deployed over a landscape. They gather and disseminate local data using multihop...
Patrick Downey, Rachel Cardell-Oliver
JACM
2002
87views more  JACM 2002»
13 years 7 months ago
Bounded concurrent timestamp systems using vector clocks
Abstract. Shared registers are basic objects used as communication mediums in asynchronous concurrent computation. A concurrent timestamp system is a higher typed communication obj...
Sibsankar Haldar, Paul M. B. Vitányi