Sciweavers

1238 search results - page 97 / 248
» Power Efficient Processor Architecture and The Cell Processo...
Sort
View
GECCO
2007
Springer
207views Optimization» more  GECCO 2007»
16 years 8 days ago
A data parallel approach to genetic programming using programmable graphics hardware
In recent years the computing power of graphics cards has increased significantly. Indeed, the growth in the computing power of these graphics cards is now several orders of magn...
Darren M. Chitty
ASPLOS
2009
ACM
15 years 10 months ago
Gordon: using flash memory to build fast, power-efficient clusters for data-intensive applications
As our society becomes more information-driven, we have begun to amass data at an astounding and accelerating rate. At the same time, power concerns have made it difficult to brin...
Adrian M. Caulfield, Laura M. Grupp, Steven Swanso...
ISCAS
2006
IEEE
162views Hardware» more  ISCAS 2006»
16 years 4 days ago
Combined image signal processing for CMOS image sensors
This paper presents an efficient image signal processing structure for CMOS image sensors to achieve low area and power consumption. Although CMOS image sensors (CISs) have variou...
Kimo Kim, In-Cheol Park
ICIP
2008
IEEE
16 years 7 months ago
Image retrieval and classification using associative reciprocal-image attractors
In this paper, image processing and symbol processing are bridged with a common framework. A new computational architecture allows arbitrary fixed images to be used as attractors ...
Douglas S. Greer, Mihran Tuceryan
160
Voted
HPCA
1996
IEEE
15 years 10 months ago
Co-Scheduling Hardware and Software Pipelines
Exploiting instruction-level parallelism (ILP) is extremely important for achieving high performance in application specific instruction set processors (ASIPs) and embedded process...
Ramaswamy Govindarajan, Erik R. Altman, Guang R. G...