Sciweavers

979 search results - page 100 / 196
» Power Macromodeling for High Level Power Estimation
Sort
View
FCCM
2009
IEEE
190views VLSI» more  FCCM 2009»
14 years 3 months ago
Optical Flow on the Ambric Massively Parallel Processor Array (MPPA)
The Ambric Massively Parallel Processor Array (MPPA) is a device that contains 336 32-bit RISC processors and is appropriate for embedded systems due to its relatively small physi...
Brad L. Hutchings, Brent E. Nelson, Stephen West, ...
CMSB
2009
Springer
14 years 3 months ago
The Equivalence between Biology and Computation
A major challenge in computational systems biology is the articulation of a biological process in a form which can be understood by the biologist yet is amenable to computational e...
John K. Heath
FPL
2005
Springer
125views Hardware» more  FPL 2005»
14 years 2 months ago
Low-Cost Fully Reconfigurable Data-Path for FPGA-Based Multimedia Processor
This paper describes novel data-path architecture for FPGA-based multimedia processors. The proposed circuit can adapt itself at run-time to different operations and data wordleng...
Marco Lanuzza, Stefania Perri, Martin Margala, Pas...
ISI
2004
Springer
14 years 2 months ago
Critical Infrastructure Integration Modeling and Simulation
The protection of critical infrastructures, such as electrical power grids, has become a primary concern of many nation states in recent years. Critical infrastructures involve mul...
William J. Tolone, David Wilson, Anita Raja, Wei-N...
ASPDAC
1995
ACM
127views Hardware» more  ASPDAC 1995»
14 years 21 days ago
Reclocking for high-level synthesis
In this paper we describe, a powerful post-synthesis approach called reclocking, for performance improvement by minimizing the total execution time. By back annotating the wire del...
Pradip K. Jha, Nikil D. Dutt, Sri Parameswaran